501.37436CV2

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants: NISHIHARA et al.

Serial No.: Rule 53(b) of 09/380,735

Filed: November 26, 2003

For: METHOD OF FABRICATING SEMICONDUCTOR INTEGRATED

CIRCUIT DEVICE

Art Unit: Unassigned (2811 previously in parent application)

Examiner: Unassigned (D. Kang previously in parent application)

## INFORMATION DISCLOSURE STATEMENT UNDER 37 CFR §1.97 AND §1.98

Mail Stop Patent Application Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450 November 26, 2003

Sir:

Pursuant to Applicants' duty of disclosure, enclosed please find a List, on a form substantially equivalent to Form PTO-1449, of documents cited in connection with a prior application of the above-identified application, Application No. 09/380,735, given a filing date in view of 35 USC §371 of February 4, 2000. The enclosed List also includes thereon the enclosed article by Takao, et al., from the 1997 Symposium on VLSI Technology Digest of Technical Papers.

Apart from the enclosed article by Takao, et al., all other documents on the enclosed List were either cited by the Examiner during prosecution of Application No. 09/380,735 or were cited by Applicants, on a proper form substantially equivalent to Form PTO-1449, in Application No. 09/380,735. Since Application

No. 09/380,735 is being relied upon in the above-identified application under 35 USC §120, copies of the listed documents, except for the aforementioned Takao, et al., article, are not enclosed.

This Information Disclosure Statement is being submitted concurrently with the filing of the above-identified application. Accordingly, requirements of 37 CFR §1.97(b) are satisfied.

In view of the foregoing, it is respectfully submitted that all applicable requirements of 37 CFR §1.97 and §1.98 have been satisfied, in connection with each of the documents on the enclosed List. Accordingly, consideration of the listed documents, upon examination of the above-identified application, is respectfully requested.

Please charge any shortage in the fees due in connection with the filing of this paper, including extension of time fees and excess claim fees, to Deposit Account No. 01-2135 (referencing case No. 501.37436CV2) and please credit any excess fees to such deposit account.

Respectfully submitted,

Alan E. Schiavelli

Registration No. 32,087

ANTONELLI, TERRY, STOUT & KRAUS, LLP

WIS/pay (703) 312-6600

Form PTO-1		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE			KT. NO.	APPLICATIO NO.		
				501.374	436VC2		TBD	
				APPLICA	ANT			
INF	STATEMENT	Nishihara, et al.						
BY APPLICANT (Use several sheets if necessary)				FILING DATE			EXPECTED GROUP	
				Novemb	er 26, 200	3	2811	
U.S. PATEN	T DOCUMENT	rs						
Examiner	Document	Date	Name	Class	s Subcla	ass	Filing	

Maniar, et al.

Berti, et al.

5/31/1994 | Kunishima, et al.

11/25/1997 Abiko

7/29/1997

4/7/1998

## AE 5,576,579 11/19/1996 Agnello, et al. FOREIGN PATENT DOCUMENTS

AA

AB

AC

AD

5,691,225

5,652,176

5,736,461

5,316,977

Examiner		Document Number		Country		Subclass	Translation	
Initial	Date		Class		Yes		No	
	AE							
	AF							
	AG							

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

Chinese Office Action dated December 27, 2002, for corresponding Application No. 97182025.2 with English Translation
Patent Abstracts of Japan, for Publication No. 07003486A, published
January 6, 1995

Examiner Date Considered

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC

<sup>\*</sup>EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹Applicant's unique citation designation number (optional). ²See Kinds Codes of USPTO Patent Documents at <a href="www.uspto.gov">www.uspto.gov</a> or MPEP 901.04. ³Enter Office that issued the document, by the two-letter code (WIPO Standard St.3). ⁴For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁵Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁴Applicant is to place a check mark here if English language Translation is attached.

FORM PTO-1449 U.S. Department of Commerce (Rev. 4/92) Patent and Trademark Office			ATTY. DOCKET NO.		APPLICATION NO.			
			501.37436CV2		TBD			
INFORMATION DISCLOSURE STATEMENT BY APPLICANT			APPLICANT S. NISHIHARA, tal.					
	(Use several sheets if necessary	)	FILING DATE November 26, 2003		EXPECTED GR	EXPECTED GROUP		
	<u> </u>	J.S. PATENT	DOCUMENTS				_	
EXAMINER						FILING	DATE	
INITIAL	DOCUMENT NUMBER	12/07/1999	NAME	CLASS	SUBCLASS	IF APPRO	PRIATE	
	5,998,284	12/07/1999	Azuma					
	6,018,185	01/25/2000	Mitani, et al.					
-	6,124,189	09/26/2000	Watanabe, et al.					
FOREIGN PATENT DOCUMENTS								
	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	Translation/ ABSTRACT		
						YES	NO	
	6-192874	07/12/1994	Japan			X		
	6-192879	07/12/1994	Japan			Х		
	6-204420	07/22/1994	Japan			Х	=	
	7-78788	3/20/1995	Japan			Х		
	8-167661	6/25/1996	Japan				х	
	8-279509	10/22/1996	Japan				х	
	9-69497	03/11/1997	Japan				х	
	9-82810	03/28/1997	Japan			X		
OTHER DO	OCUMENTS (Including							
W.T. Lynch, et al., Self-Aligned Contact Schemes For Source-Drains In Submicron Devices, 1987, pps. 354-357, IEEE								
	Shyam P. Muraka, Self-aligned silicides or metals for very large scale integrated circuit applications, Nov/Dec 1986, pps. 1325-1331, J. Vac. Sci. Technol. B 4 (6)							
	Eiji Nagasawa, et al., Mo- and Ti-Silicided Low-Resistance Shallow Junctions Formed Using th Ion Implantation Through Metal Technique, March 1987, IEEE Transactions On Electron Devices, Vol. Ed-34, No. 3							
EXAMINER	AMINER DATE CONSIDERED							

EXAMINER: Initial if citation is considered, draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

(Form PTO-1449 [6-4])

FORM PTO-1449 U.S. Department of Commerce (Rev. 4/92) Patent and Trademark Office  INFORMATION DISCLOSURE STATEMENT BY APPLICANT  (Use several sheets if necessary)			ATTY. DOCKET NO.		APPLICATION NO.			
			501.37436CV2		TBD			
			APPLICANT S. NISHIHARA, et al.					
			FILING DATE November 26, 2003	EXPECTED GF 2811	PECTED GROUP			
		U.S. PATENT	DOCUMENTS					
EXAMINER INITIAL			NAME				NG DATE	
	4,821,085	4/11/1989	Haken, et al.					
	5,635,426	6/3/1997	Hayashi, et al.					
	5,742,090	4/4/1996	Stolmeijer, et al.					
	5,780,362	7/14/1998	Wang, et al.					
FOREIGN	N PATENT DOCUMENT	rs						
	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	Translation/ ABSTRACT		
						YES	NO	
	9-293790	11/11/1997	Japan			Х		
	9-312391	12/02/1997	Japan	į			X	
	9-320990	12/12/1997	Japan				x	
	10-74846	03/17/1998	Japan	1			X	
	10-163485	06/19/1998	Japan			Х		
	10-294462	11/04/1998	Japan				Х	
	7-3486	01/6/1995	Japan	]				
OTHER E	OCUMENTS (Includin							
		· · · · · · · · · · · · · · · · · · ·	ms - Interdiffusion and F					
	Thomas E. Tang, et al., Titanium Nitride Local Interconnect Technology for VLSI, March 1987, pps. 682-688, Electron Devices, Vol. Ed-34, No. 3							
			i <sub>2</sub> in a Submicron CMOS					
	Takao, et al., "A 4-um² Full-CMOS SRAM Cell Technology for 0.2-um High-Performance Logic LSIs", 1997 Symposium on VLSI Technology Digest of Technical Papers, pages 11 and 12							
			<u> </u>					
		7						

EXAMINER: Initial if citation is considered, draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

**EXAMINER** 

**DATE CONSIDERED** 

(Form PTO-1449 [6-4])

FORM PTO-1449 U.S. Department of Commerce (Rev. 4/92) Patent and Trademark Office			ATTY. DOCKET NO.		APPLICATION NO.			
INFORMATION DISCLOSURE STATEMENT BY APPLICANT			APPLICANT S. NISHIHARA, t al.					
(Use several sheets if necessary)			FILING DATE November 26, 2003	EXPECTED GR	EXPECTED GROUP			
. "	L	J.S. PATENT	DOCUMENTS					
EXAMINER INITIAL	DOCUMENT NUMBER DATE		NAME	CLAS!			DATE	
INITIAL	5,047,367	09/10/1991	Wei, et al.	CLAS	SUBCLASS	IF APPROI	PRIATE	
	5,268,590	12/7/1993	Pfiester, et al.		.			
	5,316,977	05/31/1994	Kunishima, et al.				<del></del>	
	5,635,426	06/03/1997	Hayashi, et al.			ļ		
		02/24/1998	Kunishima, et al.		<u> </u>			
	5,721,175		· ·					
	5,780,361	07/14/1998	Inoue					
	5,843,841	12/01/1998	Izawa, et al.					
	5,850,096	12/15/1998	Izawa, et al.					
FOREIGN P	ATENT DOCUMENTS							
DOCUMENT NUMBER DATE		COUNTRY	CLAS	S SUBCLASS	Translation/ ABSTRACT			
	<u> </u>					YES	NO	
	5-90293	04/09/1993	Japan			X		
	5-182982	7/23/1993	Japan				X	
	5-102078	4/23/1993	Japan				X	
	5-343632	12/24/1993	Japan		1		Х	
	6-192874	7/12/1994	Japan		<del> </del>	х		
OTHER DO	CUMENTS (Including	Author Title	e, Date, Pertinent Pag	مد ا	=tc )		<u> </u>	
OTTLK BO								
	D.L. Kwong, et al., silicided shallow junctio formation by ion implantation of impurity ions int silicide layers and subsequent drive-in, 1 June 1997, pps. 5084-5088, J. Appl. Phys. 61 (11)							
	R. Liu, et al., Formation of Shallow p <sup>+</sup> /n AND n <sup>+</sup> /p Junctions with CoSi <sub>2</sub> , pps. 446-462							
	Chih-Yuan Lu, et al., A Folded Extended Window MOSFET for ULSI Applications, August 1988, pps. 388-390, IEEE Electron Device Letters, Vol. 9, No. 8							
EXAMINER DATE CONS		IDERED						
	nitial if citation is considence nclude copy of this form		through citation if not in on the control of the co	confo	rmance and	not		

(Form PTO-1449 [6-4])